Rain Detector Using 555

Rain Detector Using 555 is a simple alarm that can be used to find out it was raining. In principle, Rain Detector Using 555 is an astable multivibrator which is prepared by IC555 with installed a sensor that can detect water. Astable multivibrator with the 555 is set in the audio frequency with a frequency of 1 KHz. The series of Using Rain Detector 555 can be disupplay with a voltage source that is free enough from 5-15 VDC. In the application circuit Rain Detector Using this 555 can be mounted motor, car or other object that we want to protect from rain.

Water sensors that are used in circuit 555 Rain Detector Using this we can make yourself degan a PCB that we make the path as shown in the image above or as disclosed from the image above is by using aluminum foil taped to a board or boards that are plastic insulator . The important principle of the sensor is to conduct electrical current very well when the surface is exposed to water even a little. Hopefully useful ...

Read More

Car Wiper Control Using 555 PCB

Circuit In rainy seasons, it is very annoying that wiper of your car wiping instantly all the time. Have you ever think of speed control of the wiper?.There are wiper control modules available on the market but most of them are costly. So here is an automatic wiper control circuit which enables you to control your wiper sweep rates from 1 second to 10 second. 

The heart of this circuit is an astable multivibrator using 555 Ic. We actually change the duty cycle of the square wave to obtain different sweep rates to control the wiper. The output pin 3 of the IC remains high for a time period set by R2. During this time the wiper motor will sweep at rates. The power supply to this wiper control circuit should be 12V. fit the potentiometer R2 anywhere on the dashboard of your vehicle and control the sweep rates according to the intensity of the rain.

Read More

LED Circuit with Timer 555

This circuit LED reproduces the first LED sequence at this time used by FISA on behalf of Formula single racing. It may perhaps be alive used with slot car sets (such for example HO shin up AFX/Life Like/Tyco sets) or else means of communication controlled cars. IC1, a 555 timer IC, is used as a watch pulse generator. Its output is fed via NAND gates IC2a and IC2c to IC3, a 4024 binary counter. IC2b inverts the O4 output of 4024 binary counter IC3. originally, IC3 is reset and all its outputs are low, together with O4, which causes IC2b to present-day a rational climax to the pin 8 input of IC2c which after that passes pulses from the 555 timer circuit to the clock input of the 4024. IC3 then begins together with.

Following the count has reached binary 1111, the subsequently pulse sends the O4 output of IC3 high, which disables IC2c and IC3 stops with. The four used outputs of IC3 are connected to a resistor ‘ladder’ which acts to the same degree a clear-cut digital to analog convert-er (DAC). As the count increases so does the voltage produced by the side of the top of the ladder and this is connected to the inverting inputs of four comparators inside IC4 (an LM339) and to IC5, which is a 741 op amp furthermore connected while a comparator.

The categorical inputs of the comparators are connected to the taps of a voltage dividing wall, with the drumming voltages settle on using VR1, a 100kO trimpot. As IC3 counts, the rising stepped voltage from the DAC ladder switches the comparators on clothed in sequence, preliminary with IC4d and working up to IC5. in the same way as both comparator is curved on, its pair off of LEDs is lit; former LEDs 1 & 2, next LEDs 3 & 4 and so on. as soon as all five pairs of LEDs are lit, the then pulse from IC1 moves the binary count of IC3 to 10000, so the DAC voltage drops back to zilch and all LEDs are extinguished. by the same spell, with too stops, for the reason that the area of high pressure on O4 causes IC2c to check extra gate pulses. The circuit in that case remains reserve until the counter is reset by urgent pushbutton switch S1. This allows a recent sequence to initiate.

Read More

IC 555 12VDC to 220VAC Inverteuit and overview

This is a simple 12VDC to 220AC inverter circuit that can be used produces an AC output at line frequency and 220AC or different voltage by selecting transformer T1. The 555 IC is configured as a low-frequency oscillator, tunable over the frequency range of 50 to 60 Hz by Frequency potentiometer R4.

12VDC to 220VAC Inverter Circuit

The 555 feeds its output (amplified by Q1 and Q2) to the input of transformer T1, a reverse-connected filament transformer with the necessary step-up turns ratio. Capacitor C4 and coil L1 filter the input to T1, assuring that it is effectively a sine wave. Adjust the value of T1 to your voltage. The output ( in watts) is up to you by selecting different components.

Input voltage is anywhere from +5V to +15Volt DC, adjust the 2700uF caps working voltage accordingly. Replacement types for Q1 are: TIP41B, TIP41C, NTE196, ECG196, etc. Replacement types for Q2 are: TIP42B, TIP42C, NTE197, ECG197, etc.

Read More

DC to AC with NE 555

This is a inverter schema by using this schema you can get 230v current.If your an under age one be careful when you deal with this.Always try to get the assistance of an elder.If there was a fault we cant get the responsibility of it.

Read More

Simle DC to AC Inverter by IC 555

This be basic AC inverter Circuit. Convenient for the initiator who have to is extremely fond of something experience. Because of use IC 555 highly popular, perform produce the frequency ,then enlarge with transistor NPN and PNP number TIP41 and TIP42 drive the coil transformer. Get by can pay Voltage output about 120V to 230V at frequency 50Hz. By have R4 perform control the frequency and should use. Voltage supply about 5V to 15V the detail sees in schema picture sir.

Simple DC to AC Inverter by IC 555 Circuit Diagram

Read More

Build a Simple Home Alarm Circuit Using 555 ICs

This is a Simple Home Alarm Circuit Using 555 ICs. This schema can be simplified by using a single 74C14 IC. This IC is also known by the following numbers: 40106, 40014, and 74HC14.  These are CMOS chips and are characterised by low current consumption, high input impedance and a supply voltage from 5v to 15v. (Do not substitute 7414 or  74LS14. They are TTL chips and operate on 4.5v to 5.5v and have low impedance inputs.)

 Simple Home Alarm Circuit Diagram

The 74C14 contains 6 Schmitt Trigger gates and 4 of these gates (Schmitt Inverters) are used in this schema.
The schema consists of a number of "building blocks" and the first consists of two transistors in a very clever "bootstrap" arrangement. The first transistor is turned on via the 3M3 and 47k. The second transistor is not turned on and the output is HIGH.

A small signal from the electret microphone will consist of positive and negative excursions and the negative excursion will turn the first transistor OFF. This will turn the second transistor ON and the left lead of the 100n will be pulled towards the 0v rail. The 100n is uncharged and the right lead will also be pulled towards the 0v rail and the input of the  74C14 will see a LOW. This will make the output HIGH and turn on the BC547 transistor.

When the second transistor turns ON, it also pulls the 2u2 down and this removes the "turn-on" voltage to the first transistor. The two transistors remain in this state for a few seconds while the 2u2 discharges and the voltage on the base of the first transistor rises. When this happens, the two transistors change state and the 2u2 charges. When the schema is waiting to detect audio, the 2u2 is charged via the 47k on the base of the first transistor and 47k collector resistor of the second transistor (plus the base-emitter voltage drop of the first transistor).

Simple Home Alarm Circuit Diagram A

 To exit the property, the EXIT button is pressed and this puts a HIGH on pin 1 of the IC so that any signal from the electret mic is not passed to the siren. The EXIT delay is determined by the value of the 100u and 2M2. Normally-open and normally-closed switches will also send a LOW to trigger the siren.

Read More

Build A Voltage Inverter using IC NE 555

In many diagram we need to generate an internal adjustable voltage. This schema shows how it is possible to use a trusty old NE555 timer IC and a bit of external schemary to create a voltage inverter and doubler. The input voltage to be doubled is fed in at connector K1. To generate the stepped-up output at connector K2 the timer IC drives a two-stage inverting charge pump schema.

The NE555 is configured as an astable multivibrator and produces a rectangular wave at its output, with variable mark-space ratio and variable frequency. This results in timing capacitor C3 (see schema diagram) being alternately charged and discharged; the voltage at pin 2 (THR) of the NE555 swings between one-third of the supply voltage and two-thirds of the supply voltage.

Voltage Inverter Circuit Using IC NE555

The output of the NE555 is connected to two voltage inverters. The first inverter comprises C1, C2, D1 and D2. These components convert the rectangular wave signal into a nega-tive DC level at the upper pin of K2. The second inverter, comprising C4, C5, D3 and D4, is also driven from the output of IC1, but uses the negative output voltage present on diode D3 as its reference potential. The consequence is that at the lower pin of output connector K2 we obtain a negative volt-age double that on the upper pin.

Now let us look at the voltage feedback arrangement, which lets us adjust this doubled negative output voltage down to the level we want. The NE555 has a control voltage input on pin 5 (CV). Normally the voltage level on this pin is maintained at two-thirds of the supply voltage by internal schemary. The voltage provides a reference for one of the comparators inside the device. If the reference voltage on the CV pin is raised towards the supply voltage by an external schema, the timing capacitor C3 in the astable multivibrator will take longer to charge and to discharge. As a result the frequency of the rectangle wave output from IC1 will fall, and its mark-space ratio will also fall.

The source for the CV reference voltage in this schema is the base-emitter junction of PNP transistor T1. If the base volt-age of T1 is approximately 500 mV lower than its emitter voltage, T1 will start to conduct and thus pull the voltage on the CV pin towards the positive supply.

In the feedback path NPN transistor T2 has the function of a voltage level shifter, being wired in common-base configuration. The threshold is set by the resistance of the feedback chain comprising resistor R3 and potentiometer P1. When the emitter voltage of transistor T2 is more than approximately 500 mV lower than its base voltage it will start to conduct. Its collector then acts as a current sink. Potentiometer P1 can be used to adjust the sensitivity of the negative feedback schema and hence the final output voltage level.Using T1 as a voltage reference means that the schema will adjust itself to compensate not only for changes in load at K2, but also for changes in the input supply voltage. If K2 is disconnected from the load the desired output voltage will be maintained, with the oscillation frequency falling to around 150 Hz.

A particular feature of this schema is the somewhat unconventional way that the NE555’s discharge pin (pin 7) is connected to its output (pin 3). To understand how this trick works we need to inspect the innards of the IC. Both pins are outputs, driven by internal transistors with bases both connected (via separate base resistors) to the emitter of a further transistor. The collectors of the output transistors are thus isolated from one another [1].

The external wiring connecting pins 3 and 7 together means that the two transistors are operating in parallel: this roughly doubles the current that can be switched to ground.The two oscilloscope traces show how the output voltage behaves under different circumstances. The left-hand figure shows the behaviour of the schema with an input voltage of 9 V and a resistive load of 470 Ω connected to the lower pin of output connector K2. The figure on the right shows the situation with an input voltage of 10 V and a load of 1 kΩ on the lower pin of output connector K2. The pulse width and frequency of the rectangle wave at the output of IC1 are automatically adjusted to compensate for the differing conditions by the feedback mechanism built around T1 and T2.

Because of the voltage drops across the Darlington out-put stage in the IC (2.5 V maximum) and the four diodes (700 mV each) the schema achieves an efficiency at full load (470 Ω between the output and ground) of approximately 50 %; at lower loads (1 kΩ) the efficiency is about 65 %. Link

Read More

Basic Monostable Multivibrator based IC 555

The following diagram is the schema diagram of the very basic monostable multivibrator which built based on timer IC 555.

Parts list:
R1 = see notes
C1 = see notes
C2 = 10nF
IC1 = LM555

Notes:

• R1 and C1 determine length of output pulse where t=R1xC1 and R1 is in ohms and C1 is in farads.
• Pin 4 is the RESET. Leave it connected to power supply (+V) during normal operation. Bring pin 4 AND pin 2 low at the same time to reset timing cycle.

Read More

IC 555 Design Note

The popular Timer IC 555 is extensively used in short duration timing applications. IC 555 is a highly stable integrated schema functioning as an accurate time delay generator and free running multivibrator. But one of the serious problem in 555 timer design is the false triggering of the schema at power on or when voltage changes. The article describes how IC555 is designed perfectly to avoid false triggering.

555 IC pin functions

Pin1 Ground
Pin2 Trigger
Pin3 Output
Pin 4 Reset
Pin 5 Control voltage
Pin 6 Threshold
Pin 7 Discharge
Pin 8 Vcc

Functional aspects of pins

Trigger Pin 2

Usually pin2 of the IC is held high by a pull up resistor connected to Vcc. When a negative going pulse is applied to pin 2, the potential at pin 2 falls below 1/3 Vcc and the flip-flop switches on. This starts the timing cycle using the resistor and capacitor connected to pins 6 and 7.

Reset pin 4

Reset pin 4 can be controlled to reset the timing cycle. If pin 4 is grounded, IC will not be triggered. When pin4 becomes positive, IC becomes ready to start the timing cycle. Reset voltage is typically 0.7 volts and reset current 0.1 mA. In timer applications, reset pin should be connected to Vcc to get more than 0.7 volts.

Control Voltage pin 5

Pin5 can be used to control the working of IC by providing a DC voltage at pin5. This permits the control of the timing cycle manually or electronically. In monostable operation, the control pin5 is connected to ground through a 0.01 uF capacitor. This prevents the timing interval from being affected by AC or RF interference. In the Astable mode, by applying a variable DC voltage at pin 5 can change the output pulses to FM or PWM.

Threshold pin 6 and Discharge pin 7

These two inputs are used to connect the timing components- Resistor and Capacitor. The threshold comparator inside the IC is referenced at 2/3 Vcc and the trigger comparator is referenced at 1/3 Vcc. These two comparators control the internal Flip-Flop of the schema to give High or Low output at pin 3.When a negative going pulse is applied to pin 2, the potential at pin2 drops below 1/3 Vcc and the trigger comparator switches on the Flip-Flop. This turns the output high. The timing comparator then charges through the timing resistor and the voltage in the timing capacitor increases to 2/3 Vcc.( The time delay depends on the value of the resistor and capacitor.

That is, higher values, higher time).When the voltage level in the capacitor increases above 2/3 Vcc, the threshold comparator resets the Flip-Flop and the output turns low. Capacitor then discharges through pin 7.Once triggered, the IC will not responds to further triggering until the timing cycle is completed. The time delay period is calculated using the formula T= 1.1 Ct Rt. Where Ct is the value of Capacitor in PF and Rt is the value of Resistor in Ohms. Time is in Seconds.

How to eliminate false triggering?

The schema diagram shown below is the simple monostable using IC 555. To eliminate the false triggering resistor R1 and Capacitor C1 are connected to the reset pin 4 of the IC. So the reset pin is always high even if the supply voltage changes. Moreover capacitor C3 connected close to the Vcc pin 8 acts as a buffer to maintain stable supply voltage to pin 8. Using this design, it is easy to avoid false triggering to a certain extent.

555 Monostable schema

A ready recknor to select timing resistor and capacitor

Theoretically long interval is possible with IC 555,but in practical conditions, it is difficult to get more than 3 minutes. If low leakage Tantalum capacitor is used, this can be increased to 5 minutes or more. If the value of the timing capacitor is too high above 470 uF, charging time will be prolonged which will upset the timing cycle and the output remains high even after the desired time is over.

http://www.extremediagram.net

Read More